27
2003-2004

 

Simulation Of Hdlc Controller Using Verilog Hdl

Team

  1. Prasad V
  2. Prathibha Kavyashree N K
  3. Praveen Kumar S H
  4. Premananda R

Advisor

Ms. Venkatasumana C H

Department & College

Dept. of Electronics and Communication Engineering,

University B. D. T. College of Engineering, Davangere

© 2015 Karnataka State Council for Science and Technology,
Indian Institute of Science Campus,
Bengaluru - 560 012.
All rights reserved.

+91 80 2334 1652/8848/8849
+91 80 2334 8840
spp@kscst.iisc.ernet.in
Terms of Use | Privacy Policy | Sitemap